Vous êtes ici : Accueil > High density emerging resistive memories: What are the limits?

Publications

High density emerging resistive memories: What are the limits?

Publié le 29 mars 2018
High density emerging resistive memories: What are the limits?
Auteurs
Levisse A., Giraud B., Noel J.P., Moreau M., Portal J.M.
Year2017-0280
Source-TitleLASCAS 2017 - 8th IEEE Latin American Symposium on Circuits and Systems, R9 IEEE CASS Flagship Conference: Proceedings
Affiliations
Univ. Grenoble Alpes, Grenoble, France, CEA, LETI, MINATEC Campus, Grenoble, France, Aix-MarseiUe Université, IM2NP, CNRS UMR 7334, Marseille, France
Abstract
With the saturation of the Flash memory technologies scaling under the 20nm nodes, new technology opportunities are explored by both industrial and academic research teams. Resistive switching memories are today seen as the most promising replacement candidate for both embedded (NOR) and stand-alone (NAND) flash memories. The native Back-End-of-Line (BEoL) integration enabled by the RRAM technologies opens the way for new 3D architectures such as crosspoint or Vertical-RRAM, and triggers the development of novel BEoL selection devices. These architectures bring new design challenges, for instance, sneaking currents through unselected bitcells (SneakPaths), voltage drop along deeply scaled (
Author-Keywords
High Density, NVM, OxRAM, Resistive Switching Memories, Scaling
Index-Keywords
Flash memory, Industrial research, Memory architecture, RRAM, Switching systems, Back end of lines, Design challenges, OxRAM, Peripheral circuitry, Resistive switching memory, Scaling, Selection devices, Technology opportunities, Random access storage
ISSN 
Lien vers articleLink

Go back to list